

Avise characteristics (read mode)



TMS 2516-35 ACCESS TIME

TEMPERATURE



RAC 15

RASABLE PROGRAMMABLE READ-ONLY MEMOR

2539

- . Organization . . . 4K X 8
- . Single +5 V Power Supply
- Phi: Compatible with Existing ROMs and EPROMs (8K, 16K, 32K, and 64K)
- . JEDEC Standard Pinput
- . All Inputs/Outputs Fully TTL Compatible
- . Static Operation (No Clocks, No Refresh)
- . Max Access/Min Cycle Time ... 450 ns
- 8-Bit Output for Use in Microprocessor-Based Systems
- . N-Channel Silicon-Gate Technology
- . 3-State Output Buffers
- * 40% Lower Power TMS 25L32 . . 500 mW Max Active TMS 2532 . . 840 mW Max Active
- Guaranteed DC Noise Immunity with Standard TTL Loads
- . No Pull-Up Resistors Required

		(TOP VIEW)		12-11
A7	16	TO	7 24	1/oc
14	2		23	46
46	34		122	AD
- 44	1		7021	VPP
N		-	320	PD/FORE
AZ	•		100	A10
, A1	2		310	A11 -
AO			3 17	CIE
			18	F 43 4311

TMS 25632

24-PIN CERAMIC

PIN NOMENCLATURE					
A(N):	Address inputs				
PD/PGM	Power Down/Program				
Q(N)	Input/Output				
Vcc	+5 V Power Supply				
Vap	+25 V Power Supply				
Vss	0 V Ground				

description

The TMS 25L32 JL is a 32.768-bit, low-power ultravioler-light-erasable, electrically programmable read-only memory. This device is represented using N-channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All leputs fincluding program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-us, resistors, and each output can drive one Series 74 TTL, circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS 25L32 is plug-in compatible with the TMS 4732 32K ROM. It is offered in a dual-in-line ceramic sidebrare peckage (JDL suffix) rated for operation from 0°C to 70°C.

Since this EPROM operates from a single +5 V supply (in the read mode), it is ideal for use in microprocessor systems. One other (+26 V) supply is needed for programming but all programming signals are TTL level, requiring a single 50-ms pulse. For programming outside of the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 200 seconds.

TEXAS INSTRUMENTS

68-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

Sie

FUNCTION			MOD	E	
(PINS)	Read	Output Disable	Power Down	Start Programming	Inhibit Programming
PGIM	VIL	VIH	VIH	Pulsed V _I H \(\sum_{\text{to V}_{\text{IL}}}\)	VIH
	+5 V	+5 V	+5 V	+25 V	+25 V
	+5 V	+5 V	+5 V	+5 V	+5 V
11.	Q	HIZ	H!-Z	D	ні Z

read/output disable

When the outputs of two or more TMS 25L32's are connected on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. The device whose output is to be read should have a low-level TTL signal applied to the PD/PGM pin. All other devices in the circuit should have their outputs disabled by applying a high-level signal to this pin. Output data is accessed at pins Q1 through Q8. Data can be accessed in 450 ns = $t_{a(A)}$.

power down

Active power dissipation can be cur by over 70% by applying a high TTE signal to the PD/PGM pin. In this mode all outputs are in a high-impedance state.

mature

defore programming, the TMS 25L32 is erased by exposing the chip through the transparent lid to high-intensity ultrately light having a wavelength of 253.7 nm (2537 angstroms). The recommended minimum exposure dose (UV intensity times exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 entimeters above the chip during erasure. After erasure, all bits are in the "1" state (assuming high-level output orresponds to logic "1").

tart programming

After excure (all hits in logic "1" state), logic "0's" are programmed into the desired locations. A "0" can be erased only by untraviolet light. The programming mode is achieved when Vpp is 25 V) Data is presented in parallel (8 bits) in bits 11 through Q8. Once addresses and data are stable a 50 millisecond TTL low-level pulse should be applied to be FGM pin at each eduress location to be programmed. Maximum pulse width is 55 milliseconds. Locations can be programmed in any order. Several TMS 25L32's can be programmed simultaneously when the devices are connected in arrange.

TEXAS INSTRUMENTS

LOW-POWER 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY ME

inhibit programming

When two or more devices are connected in parallel, data can be programmed into all devices or only chosen TMS 25L32's not intended to be programmed should have a high level applied to PD/PGM.

program verification

The TMS 25L32 program verification is simply the read operation, which can be performed as soon as Vpp re-+5 V ending the program cycle.


absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

Supply voltage, VCC (see Note 1)	1
Cumply walkens Man I - At - At	
All inner male and the Atlanta	
on input voitages (see Note 1)	
output voltage (operating with respect to VSC)	0
	m ² m
Storage temperature range	

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, V_{SS} (substrate),

*Stresses tiayand those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Co-section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended operating Co-

functional block diagram



768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

nded operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
sitege, V _{CC} (see Note 2)	4,75	(5)	5.25	. V
Stage, Vpp (see Note 3)	VCC-0.6	Vcc	VCC+0.6	٧
Htage, VSS	1.	0		V
Imput voltage, VIH	2.0		Vcc+1	V
Input voltage, VIL	-0.1		0.8	V
time, t _C (rd)	450	Land I		- ns
Free-eir temperature, TA	0		70	°C

VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp is applied.

Vpp can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + Ipp. Tolerance of ± 6 volts enables the Vpp pin to be switched from V_{CC} (read) to 25 volts (programming) using a drive circuit. During programming, Vpp must be maintained at 25 V (± 1V).

characteristics over full ranges of recommended operating conditions

ARAMETER	TEST CONDITIONS	A 117 11 2 1 4	MIN	LAbt	MAK	UNIT
High-level output voltage	IOH = -400 μA		2.4	91		V
Low-level output voltage	IOL = 2.1 mA			*	0.48	·V
Input current (leakage)	V ₁ = 5.25 V	1523		- 100	10	μΑ
Output current (leakage)	VO = 5.25 V				10	μА
Vpp supply current	VPP = 5.85 V. PD/PGM = VIL				12	mA
Vpp supply current (during program pulse)	PD/PGM - VIL				30	mA
VCC supply current (standby)	PD/PGM - VIH			10	25	mA
VCC supply current	PD/PGM - VIL			65	96	mA

use are at TA = 25°C and nominal voltages.

nce over recommended supply voltage and operating free-air temperature ranges, f = 1 MHz

AMETER	TEST CONDITIONS	TYPT	MAX	UNIT
iput capacitance	V1 = 0 V, f = 1 MHz	A'	6	pF
utput capacitance	NO = 0 % f = 1 MHz	8	12	PF

alues are TA = 25°C and nominal voltage

TMS 25L32 JD LOW-POWER 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

switching characteristics over full ranges of recommended operating conditions, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	MIN	TYPT	MAX	UNIT
ta(A)	Access time from address	CL = 100 pF.		280	450	ns
(PR)	Access time from PD/PGM	1 Series 74 TTL load,		200	450	ns
tPVX	Output not valid from address change	1,≤20 ns,	0			ns
IPXZ	Output disable time from PD/PGM	* tf≤20 ms	0		100	ns

[†]All typical values are at TA = 25°C and nominal voltages.

recommended timing requirements for programming TA = 25°C (see Note 4)

	PARAMETER		MIN	TYPT	MAX	UNIT
tw(PR)	Pulse width, program pulse		45	50	55	ms
tr(PA)	Rise time, program pulse		5			ns
tf(PR)	Fall time, program pulse	-	5			178
tsu(A)	Address setup time		2			µ\$
tsu(D)	Data setup time		2			ME
tsu(VPP)	Setup time from Vpp		0		_	ne
th(A)	Address hold time		2			HS.
th(D)	Date hold time		2			ME
th(PR)	Program pulse hold time		0			/15
th(VPP)	Vpp hold time		0			rive


[†] Typical values are at hominal voltages, .

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.65 V to 2.2 V and Vpp = 25 V : 1 V durit programming.

^{5.} Common test conditions apply for tpxz except during programming. For ta(A) and tpxz, PD/PGM = VII.

... 168-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY






There is no chip select pin on the TMS 25L32.

The chip select function is incorporated in the power down morte.


mode



in referenced to PD/PGM or the address, whichever occurs last.

ing reference points in this data sheet (inputs and outputs) are 90% points.

TMS 25L32 JD LOW-POWER 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMOR



*Program verify equivalent to read mode.

